Fault-tolerant networks-on-chip routing with coarse and fine-grained look-ahead by Liu, Junxiu et al.
260 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 35, NO. 2, FEBRUARY 2016
Fault-Tolerant Networks-on-Chip Routing With
Coarse and Fine-Grained Look-Ahead
Junxiu Liu, Student Member, IEEE, Jim Harkin, Yuhua Li, Senior Member, IEEE, and Liam P. Maguire
Abstract—Fault tolerance and adaptive capabilities are chal-
lenges for modern networks-on-chip (NoC) due to the increase in
physical defects in advanced manufacturing processes. Two novel
adaptive routing algorithms, namely coarse and fine-grained (FG)
look-ahead algorithms, are proposed in this paper to enhance 2-D
mesh/torus NoC system fault-tolerant capabilities. These strate-
gies use fault flag codes from neighboring nodes to obtain the
status or conditions of real-time traffic in an NoC region, then cal-
culate the path weights and choose the route to forward packets.
This approach enables the router to minimize congestion for the
adjacent connected channels and also to bypass a path with faulty
channels by looking ahead at distant neighboring router paths.
The novelty of the proposed routing algorithms is the weighted
path selection strategies, which make near-optimal routing deci-
sions to maintain the NoC system performance under high fault
rates. Results show that the proposed routing algorithms can
achieve performance improvement compared to other state of
the art works under various traffic loads and high fault rates.
The routing algorithm with FG look-ahead capability achieves
a higher throughput compared with the coarse-grained approach
under complex fault patterns. The hardware area/power over-
heads of both routing approaches are relatively low which does
not prohibit scalability for large-scale NoC implementations.
Index Terms—Adaptive routing, fault tolerance, hardware
reliability, look-ahead, networks-on-chip (NoC).
I. INTRODUCTION
THE COMPLEXITY of modern systems-on-chip has seenthe introduction of new interconnection strategies such
as networks-on-chip (NoC) which allow scalable on-chip
communication between large numbers of processing compo-
nents. Testing results demonstrate that even small numbers
of faults in the NoC, e.g., ∼30 logic gate faults, can cause
between 5 and 50 faulty channels, which highly impair the
NoC network [1]. Therefore, the provision of fault toler-
ance is one challenge for modern NoCs due to the complex
and large-scale application mapping structures for on-chip
multiprocessors [2]. Adaptive routing is a fault tolerance strat-
egy to maintain the system functionality under the presence
of faults. Besides the basic routing functions, the fault-tolerant
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adaptive routing algorithm should also have the capability
to deal with: 1) complex traffic patterns and 2) interconnect
conditions.
1) Complex Traffic Patterns: For most NoC applications,
there are always some nodes that receive/send more
packets than other nodes (such as computing units and
memory storage nodes) and these are termed “hotspots.”
This causes some channels to become busy or congested
and continuously blocked which prevent the packets to
be transmitted. The adaptive routing should choose the
optimal path to bypass the congested channel and get
the traffic balanced for the system.
2) Interconnection Conditions: Incorrect manufacturing
procedures for NoC system cause permanent faults
which exist for the life-time of the system and cannot
be recovered; and the external perturbation from power
supply fluctuations and radiation cause transient faults
while unstable hardware cause intermittent faults. If the
NoC interconnect is faulty, the adaptive routing should
choose a fault-free path to forward the packets and avoid
the packets being damaged. The interconnect fault dis-
tribution problem was summarized in [3]. In most of
these fault distribution patterns, the faulty interconnects
are clustered which requires the routing algorithm to
have the capability to gauge the interconnect condition
in advance by looking ahead in each channel path and
make routing decisions in advance to avoid entering a
faulty region.
In this paper, two-novel fault-tolerant adaptive routing algo-
rithms with different levels of look-ahead capability are pro-
posed for 2-D mesh/torus NoC embedded systems. A fault flag
encoding/decoding mechanism is developed to provide infor-
mation to local NoC routers on the interconnect conditions
in far distant routers. Based on this condition information,
the coarse-grained (CG) and fine-grained (FG) routing algo-
rithms calculate the weight for each direction or path and select
the optimal direction to forward the packets. The fault flag
encoding/decoding mechanism provides a local router with
the global traffic knowledge of a region, which aids the local
router in making efficient routing decisions. The weight calcu-
lating scheme generates the weights for the directions within
a region and permits the choosing of the optimal path selection
under complex traffic conditions. The CG and FG are dis-
tributed routing algorithms. The region containing the known
traffic conditions is a sliding window which follows the cur-
rent node and is independent of the system size. The window
size remains fixed (as defined by the degree of look-ahead)
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independent of the NoC size. The mechanism for routing uses
the local bounds of the window to make routing decisions as
a packet propagates across the NoC. The advantage of this
mechanism is that it scales with increased NoC sizes. The
main contributions of this paper include the following.
1) Novel fault-tolerant adaptive routing algorithms
(CG and FG) with look-ahead functions of various
granularities.
2) Results and detailed performance analysis of through-
put and latency under varied traffic workloads and fault
patterns.
3) Validation of results against benchmarks to show
improved fault-tolerant capability.
The remainder of this paper is organized as follows.
Section II provides a summary of previous work with a focus
on fault-tolerant adaptive routing algorithms. Section III dis-
cusses the proposed CG and FG routing algorithms and
presents the weight calculation and routing decision-making
process in detail. Section IV presents results and a per-
formance analysis on different traffic workloads and fault
patterns for a range of experiments. Section V discusses the
hardware implementation for CG and FG using application-
specified integrated circuit (ASIC)/field-programmable gate
array (FPGA) technology, and presents an area/power con-
sumption comparison with previous work. Section VI provides
the conclusion.
II. BACKGROUND AND PREVIOUS WORK
In the following section, a review of the current approaches
for routing algorithms is presented.
A. Traffic-Aware Adaptive Routing Algorithms
Traffic-aware adaptive NoC routers were proposed
in [4] and [5], which made routing decisions based on the
traffic signals and avoided dropped packets by adapting to
traffic status. Similar to [4], a path-aware routing scheme was
proposed in [6]. It used a specific subnetwork to propagate
the congestion information to aid making routing decisions;
a neighbor-on-path routing algorithm [7] aimed to route pack-
ets along a minimal congested path based on the traffic status
of neighboring nodes; and another path selection strategy [8]
selected the output port leading to a less congested path.
A hybrid path-diversity-aware adaptive routing was proposed
in [9], which used both global path diversity information
and local buffer occupancy information to make routing
decisions. These adaptive routing algorithms can balance
the system load however, they are not fault-tolerant. The
fault-tolerant ability is crucial due to manufacturing and the
external environmental interferences, especially for critical
mission electronic systems.
B. Fault-Tolerant Routing Algorithm Based on Immediate
Connected Channel Conditions
A fault-tolerant routing algorithm was proposed in [10],
which could select fault-free paths after detecting faults in
a node. It is only tolerant of node faults and does not sup-
port link faults. Another small-granularity routing algorithm
was proposed in [11]. It supported both node and link faults,
but the maximum number of faulty links of each node was
limited to one. The routing algorithm in [12] used a rout-
ing table to make routing decisions where the table was
updated when the node or link in the system was faulty.
The Gradient routing algorithm [13] chooses the alternative
path if the original path is congested or faulty. The enhanced
dynamic XY routing in [14] added two signals per chan-
nel to the router which indicated the traffic status in the
row or column. But it can only tolerate a single link fault.
A localized rerouting mechanism was employed in [15] to
bypass the faulty links and regions. Redundant channels were
added to the Y-dimension of a 2-D mesh NoC to be toler-
ant of the faults in [16]. A fault-tolerant routing algorithm
was proposed in [17] based on a special NoC router which
includes two subrouters and divides the system into two
subnetworks—an eastbound and westbound system. Based on
this router structure and a modified XY routing scheme, it can
tolerate multiple faults while maintaining system performance.
A fault-tolerant routing algorithm, namely FADyAD, was
proposed in [18]. It was also a congestion-aware routing algo-
rithm which combined the advantages of both deterministic
and adaptive routing schemes (ARSs). Most of the aforemen-
tioned routing algorithms make routing decisions based solely
on the immediate channel traffic conditions, i.e., the routing
algorithms only have a local-awareness. However, if the rout-
ing decision is based on traffic information comprised of not
only immediate links but also the links beyond nearest neigh-
bor, then the system’s traffic can be balanced more efficiently
and the throughput of the system can be better maintained.
C. Fault-Tolerant Routing Algorithm Based on Regional
Channel Conditions
A congested aware fault-tolerant routing algorithm was
presented in [19]. It made routing decisions based on the neigh-
boring link conditions (faulty or fault-free) and traffic status
(i.e., idle or busy). But the faults are assumed to occur in both
directions for the link and it only looks at the fault status one
hop or link ahead. A fault-on-neighbor aware deflection routing
algorithm was proposed in [3]. It makes routing decisions based
on the link conditions within a two-hop range to avoid faulty
links and routers. A fault-tolerant deflection routing (FTDR)
was proposed in [20]. It used a routing table to store the dis-
tance for every direction between the current and destination
nodes. The routing table is updated if the link status changes
(such as from fault-free to faulty). Based on the routing table,
the current node can choose a fault-free path to forward the
packets. The main limitation of [3] and [20] is that a faulty link
has to be shut down in both directions; e.g., the scenario where
one direction of the link is faulty and the other is fault-free,
is very common and therefore makes [3] and [20] inefficient.
The universal logic-based distributed routing (uLBDR) [21] was
proposed to enhance the NoC fault-tolerant capability with an
efficient cost and high coverage [22]. In [23], a fault-tolerant
routing algorithm for a 2-D mesh NoC system was proposed. For
a fault-free network, it uses a hierarchical model (i.e., a general
routing scheme similar to XY) to route the packets. If the links
or nodes are faulty, an echo model is activated which can choose
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a valid path for routing. The main drawback is that it increases
the packet size linearly with the hop count in the communication
path and can cause NoC traffic overload, especially for long
distance communication
In summary, current approaches have the aforementioned
weaknesses of: 1) unable to make routing decisions under
complex traffic status, especially for the combination of con-
gested and faulty links and 2) cause system performance
degradation under high fault rates; therefore they do not
meet the required characteristics to provide an efficient rout-
ing strategy for modern NoCs. For an NoC to be robust
(tolerate faults) and achieve better performance, several key
functions need to be investigated and they include: 1) the
ability to obtain sufficient knowledge of the traffic infor-
mation in the neighboring regions and 2) the capability
to make the optimal routing decisions for different fault
patterns, avoid traffic starvation/overhead and balance traf-
fic loads across the NoC. The mesh and torus topologies
are used in this paper which have already been used in
many applications [3], [8], [10], [13], [14], [20], and indus-
trial products, e.g., Tilera processor and Nvidia graphics
processing unit. A novel approach is proposed which investi-
gates the routing strategies that can select the fault-free and
minimal congested path to route packets and reduce the over-
all latency of messages and therefore, maintain the throughput
performance for the faulty NoC of mesh/torus topologies.
III. COARSE AND FINE-GRAINED ROUTING ALGORITHMS
In this section, the principles of the novel approach of
CG and FG adaptive routing are presented. The preferred
direction (PD) definition and the fault flag coding/decoding
mechanism are also outlined.
A. Preferred Direction Definition
In this section, a 2-D-mesh topology is used to present the
principle of the CG and FG algorithms. Fig. 1 presents a typ-
ical 2-D-mesh NoC system, where each node is connected
to other nodes through four directions (N/E/S/W) and pro-
cessing elements are connected to the router via a local port.
Every node is positioned using a pair of coordinates. The nota-
tion (xs, ys) is used to denote the coordinates of the source
node which issues packets; (xc, yc) denotes the coordinates of
the current router where the packet is currently located as it
transverses its source to destination path; (xd, yd) denotes the
coordinates of the destination node, the final target node.
In this approach, a Q-value term is used to define the PD
level. The Q-value was used in [20] to calculate the lowest
delivery time from a current to the destination node. In this
paper, the number of hops to the destination node is used as the
Q-value instead of delivery time; note: both are related. Qcdir(d)
denotes the number of hops from current node (c) to destina-
tion node (d) through direction (dir), where dir ∈ {N, E, S, W}.
Qcdir(d) is a deterministic value which is equal to one hop plus
the minimum number of hops from neighboring node n to d, as
shown in (1). The min(Qn(d)) denotes the minimum number
of hops from node n to d over all directions
Qcdir(d) = 1 + min
(Qn(d)). (1)
Fig. 1. Relative directions between source node and destination node
(top half) and different preferred port definition (bottom half).
In the top half of Fig. 1, assume node (4,3), shown as a black
dot, is the current node, i.e., (xc, yc) = (4, 3). The destina-
tion node, d, can be in one of the eight directions denoted
by D1–D8, i.e., from east direction (D1) to south east direc-
tion (D8). In the case where the coordinates of the destination
node is equal to the current node, i.e., (xd, yd) = (4, 3), this
indicates that the packet has arrived at its destination and
should be forwarded to the local port. When the destination
node is located in D1–D8, it can be classed as type (1) diag-
onal position (i.e., in D2, D4, D6, D8 directions) or (2) direct
position (i.e., in D1, D3, D5, D7).
For each type, one example is provided to illustrate the con-
cept of the PD definition. The PD is defined as the direction
which the current node should choose preferably to forward
a packet to its destination. The bottom left of Fig. 1 presents
the examples where the destination node is (4, 9) which is in
the diagonal position relative to the current node (2, 7). Based
on (1), the following can be calculated: Q(2,7)East (4, 9) = 4, i.e.,
the number of hops from the current node (2, 7) to the des-
tination node (4, 9) through the east direction is 4. Similarly,
Q(2,7)South(4, 9) = 4, Q(2,7)West (4, 9) = 6, and Q(2,7)North(4, 9) = 6.
Therefore, the east is defined as PD1, south as PD2, and west
and north directions are both defined as PD3. The levels are
set in this ranking as the Q-values of the E and S directions
are smaller than W/N. The east port is defined as a higher level
than the south port as the CG and FG algorithms give the x-
dimension priority to forward the packets. The bottom right
of Fig. 1 illustrates the Q-values when the destination node
is in the direct position. Note, in this example N and S are
assigned the same level (PD2) as both have the same Q-value
(i.e., 5) to the destination node.
B. Traffic Information and Link Condition
Informing Mechanism
A traffic information and link condition informing mecha-
nism is proposed to provide data to the CG and FG algorithms.
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Fig. 2. Traffic information and link condition informing mechanism.
For example, it can provide data to a current node on the traffic
load of its neighboring nodes; including the immediate con-
nected link traffic information and the link conditions several
hops away in each coordinate direction.
1) Traffic Information of Immediate Connected Link: To
understand how the traffic information is being dissemi-
nated, the connections between two routers are presented in
Fig. 2. The number of free slots (Fs) in the buffer of the
receiver (RX) side reflects the channel traffic status. If Fs = 0,
the buffer is full and the channel is said to be “Congested”;
if 0 < Fs = Threshold_v, the channel is said to be “Busy”;
if Threshold_v < Fs = buffer_depth, the channel is said to
“Free.” The symbol of Threshold_v denotes a threshold value
which can be adjusted for different applications. Each router
receives the busy/congested traffic signals from its immediate
neighbors. These signals are connected to the ARS mod-
ule (CG and FG algorithms) and provide information to aid
making routing decisions.
2) Link Conditions of Neighboring Nodes: Besides the
traffic signals of busy/congested, another “faulty” signal is
provided by the monitor module (MM) which was proposed
in [24]. The MM module in the transmitter side sends test vec-
tors to the MM in the RX side, and it compares values received
from the outcome of the test vector with predefined values. If
they do not match, the present channel under test is classed as
faulty and a fault flag is raised. In this proposed approach, the
fault flag is encoded to provide a “fault flag code.” The fault
flag coding and decoding modules aim to enhance the router
with the capability of sensing the traffic information of the
links beyond nearest neighbor, i.e., several hops away. All the
signals connected to the fault flag encoding/decoding modules
are labeled with a fault flag code. The fault flag codes are
the inputs for fault flag decoding module which provides link
conditions for the neighboring nodes.
The corresponding name for the fault flag codes are pre-
sented in Fig. 3(b). In total there are 12 different fault flag
codes which are named according to the directions. The rela-
tive directions and full name of each fault flag code are shown
in the table of Fig. 3(c), e.g., the term URL means the fault
flag code in the up direction, location in a row, to the left
direction on that row. The term USC means the fault flag
code of the up direction in the same column. Fig. 3(a) is
a 9 × 9 2-D-mesh NoC. There are 36 links labeled numerally
from link #0 (L0) up to link #35 (L35). The conditions of
these links can be decoded by the 12 fault flag codes, i.e., the
conditions of several links are represented by a fault flag code.
The paths containing links of L0–L35 are defined as a regional
communication path (RCP), e.g., the path containing L13 and
L9–L11 is defined as rcp[0]. All RCPs are bounded within
the cross-shape regions depicted in Fig. 3. Fig. 3(a) shows
example RCPs, e.g., ranging from rcp[0] to rcp[19], within
this bounding region. The bounding region is centered on
the current node containing the flit for transmission. As the
flit is transmitted from node to node on its destination jour-
ney, the cross-shape regions are also moved with the current
node as the center of the regions, e.g., node (5, 5) as shown
in Fig. 3.
A single bit value is used to represent a link condition of an
RCP—e.g., “0” for fault-free and “1” for faulty. The overall
condition for an RCP (e.g., three links) is encoded to a two-bit
fault flag code (see Table I). Based on this coding mechanism,
the number of required physical connections to communicate
a code can be reduced and the dynamic power can be mini-
mized especially for the large-scale NoC system, as there are
12 fault flag code connections for one node. For example, the
link conditions of L9–L11 in Fig. 3 are coded as fault flag in up
row right (URR) direction where the fault flag coding is based
on a link’s priority; e.g., the link which is closest to the cur-
rent node is defined as #1 link and the furthest link is defined
as #3. Therefore, L9–L11 are defined as #1–#3, respectively,
for the URR code. Table I illustrates the coding process for
the fault status of the links. If all the links are fault-free, the
fault flag code is “00.” If #1 link is faulty, the fault flag code
is “01.” In this scenario, the conditions of #2 and #3 links
are not important as #1 link is the closest path to the current
node which has the highest priority. Similarly, the fault flag
code is “10” if the #1 link is fault-free, #2 link is faulty and
the condition of #3 is not important. If the links of #1, #2 are
fault-free and #3 link is faulty, the fault flag code is “11.”
Every three link conditions are coded to one fault flag
code. The current node receives a total of 12 fault flag
codes which can be grouped into four directions—three fault
flag codes per direction. For the north direction, the fault
flag codes are URL, USC, and URR, where URL denotes
the fault flag code for the left direction at the up row and
includes the links conditions for L6–L8 links. Similarly for
USC and URR, the USC includes L1, L4, and L13 condi-
tions and URR indicates the conditions of L9–L11 links. The
fault flag codes and their corresponding links are presented
in Table II, where the corresponding links are ranked by the
priority.
Decoding is the reverse of the fault flag coding process.
After the current node receives the fault flag code, the condi-
tions for #1–#3 links are decoded. Therefore, after receiving
the 12 fault flag codes, the current node [e.g., node (5, 5) in
Fig. 3] has knowledge of all the link conditions of L0–L35
which provides key visibility of the fault-status in the region
and aids in making routing decisions.
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(a)
(b)
(c)
Fig. 3. Fault flag coding mechanism. (a) A 9 × 9 2-D-mesh NoC. (b) 12 fault flag codes. (c) Relative directions of fault flag codes.
TABLE I
FAULT FLAG CODING PROCESS
C. Coarse-Grained Look-Ahead Routing Algorithm
Using the traffic information and link condition informing
mechanism discussed in Section III-B, a total of 36 link condi-
tions are known to a current node. With the traffic information
and link condition data, a set of RCPs can be defined as
shown in Fig. 3. The RCPs include rcp[0–9] on the x-axis and
rcp[10–19] on the y-axis. The length of each RCP is defined
as rcp_len, i.e., the length of rcp[i] is rcp_len[i]. All the RCPs
are divided into two categories according to the RCP length;
namely, side RCP which has one or two turns (e.g., rcp[0],
rcp[1]) and middle RCP which is straight (e.g., rcp[4]). From
Fig. 3, it can be seen that only four RCPs are classed middle
RCPs (e.g., rcp[4], rcp[9], rcp[14], rcp[19]) and all others are
side RCPs.
The RCP is different from the complete communication
path (CCP), where CCP specifies the complete path between
source and destination nodes. The length of an RCP, rcp_len,
is defined by the number of hops. It can be smaller, equal or
greater than the length of CCP, ccp_len. If rcp_len > ccp_len,
the destination node is inside or on the edge of the cross-
shape region shown in Fig. 3, e.g., the scenarios of current
node is (5, 5) and destination node is (8, 5) or (7, 5) in
Fig. 3; if rcp_len = ccp_len, the destination node is outside
of the cross-shape region, e.g., the scenario of current node
is (5, 5) and the destination node is (9, 5) which is located
TABLE II
FAULT FLAG CODE AND CORRESPONDING LINKS
outside of the cross-shape region. When rcp_len > ccp_len,
the routing algorithms can always find the optimal direc-
tion to forward the packets. When rcp_len = ccp_len, the
packets are forwarded through an optimal path toward the
destination. Note that the status-known region is a sliding
window and the destination node will eventually be in this
region.
When the router receives a packet, it needs to know the
length of RCP[i], i.e., rcp_len[i]. The rcp_len[i] is deter-
mined by the relative position of the destination node, where
1 = rcp_len[i] = 4. The rcp_len varies according to the posi-
tions of current and destination nodes. For a 2-D-mesh NoC,
DIMx × DIMy is used to depict an NoC that has DIMx nodes
in the dimension x and DIMy nodes in the dimension y. The
rcp_len are initialized to four for side RCPs and three for mid-
dle RCPs. For the rcp[0–4], if the current node is on the border
(i.e., xc = DIMx), rcp_len[0–4] are equal to 1; if the current
node is one hop away from the border or the destination node,
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TABLE III
RCPs DIRECTION DEFINITION
rcp_len[0–3] are equal to 2 and rcp_len[4] is equal to 1; if the
current node is two hops away from the border or the des-
tination node, rcp_len[0–3] are equal to 3 and rcp_len[4] is
equal to 2. For all other scenarios, i.e., the current node is
three or more hops away from the border or destination node,
rcp_len[0–3] are equal to an initial value of 4 and rcp_len[4]
is equal to an initial value of 3. A similar path length calcula-
tion process is applied to the rcp[5–19]. The rcp_len provides
the information of the number of links contained in a spe-
cific path when a current node attempts to transmit packets to
a destination node.
Based on the regional traffic conditions and the length of
RCPs, the RCP condition named rcp_con is used to indicate
the condition of the specific path rcp[i]. The rcp_con[i] can
be assessed using the following equation:
rcp_con[i] = link_con[1]|link_con[2]| · · · |
link_con[rcp_len[i]] (2)
where rcp_con[i] is the condition for the rcp[i], link_con[1]
is the link condition of the first link in the rcp[i],
link_con[rcp_len[i]] is the link condition of the rcp_len[i]th
link and the operation is logical OR. If all the links of
RCP[i] are fault-free, then RCP[i] is fault-free. If one link
is faulty, RCP[i] is noted as being faulty. Therefore, this rout-
ing approach is termed CG as it does not differentiate the
condition of the individual links in the path.
In the following section, the principle of the CG routing
algorithm is presented and the weight calculation mechanism
is also detailed.
1) Priority Weighting of RCP Directions: The direction of
the first link in an RCP defines the overall path direction as
the packet is forwarded to the next node via the selected link.
All the RCPs and corresponding directions are presented in
Table III. For example, the direction of rcp[5] is north as the
direction of first link, L13, is north. The directions of total
20 RCPs are divided to four groups—N/E/S/W shown as in
Table III.
The symbol wp[rcp[i]] denotes the priority weight value of
rcp[i] direction. The direction priority weight wp is determined
by the Q-value of this direction and PD level which were
illustrated in Section III-A. If the direction is PD1, the wp of
this port is equal to 1; if it is PD2, wp = 2 and if it is PD3,
wp = 3. For example, in Fig. 3 the current and destination
nodes are (5, 5) and (8, 5), therefore xd > xc and yd = yc.
The destination node is in the D1 direction (D1 definition in
Fig. 1) and wp[N/E/S/W] = {2, 1, 2, 3}. The priority weight
of rcp[5] is equal to wp[N], i.e., 2. It is a second preferred
path to transmit packets as the east direction is the first choice.
Therefore, ideally a lower priority weight value is sought and
the direction with the lowest value is selected as the PD to
route the packets from the current node.
2) Busy and Congested Weighting of Immediate Link: The
traffic status of the first link in the RCP (i.e., the immedi-
ate connected link to the current node) is very important for
the routing decision making process. These traffic status sig-
nals include busy, congestion, and faulty. Fig. 2 illustrates that
every node in the system has the knowledge of the traffic sta-
tus of the first links (neighbors) via dedicated busy/congested
input signals which are generated based on the buffer of first
in first out (FIFO) occupancy of neighboring nodes.
The notation of sb and sc is used to denote the busy and
congested status of the first link. If the status of the link is
busy then sb = 1 and if the link is congested sc = 1. If the
link is not busy or congested then sb = sc = 0. The busy
and congested statuses determine two corresponding weights;
wlk1b and wlk1c. The weight values of wlk1b and wlk1c can be
calculated using (3). It can be seen that the weight wlk1c is
given precedence (i.e., wlk1c > wlk1b when sb = sc = 1)
as the channel status of congested has the more significant
performance impact on a channel over busy
wlk1b =
{
0, sb = 0
2, sb = 1, wlk1c =
{
0, sc = 0
3, sc = 1. (3)
Each node connects to neighboring nodes via four immedi-
ate links at the N/E/S/W directions. The notation of wlk1b[dir]
and wlk1c[dir] are used to denote the weights at dir direc-
tions where dir ∈ {N, E, S, W}. The weights of wlk1b[dir] and
wlk1c[dir] reflect the traffic status of the immediate connected
links of a current node and will be used in the overall weight
calculation.
3) Faulty Weighting of the Direction: The fault weight,
wf [dir], for direction dir is determined by the fault condi-
tions of the various RCPs, rcp[i], in that dir direction. In
a 2-D mesh topology, the routing of packets can be forwarded
via north, east, south, or west directions. According to the
forward directions for the next hop, the RCPs can be divided
into four categories as illustrated in Table III. For example,
if the direction for the next hop is north, packets from the
current node are forwarded through any one of the north direc-
tion RCPs—rcp[5], rcp[16], rcp[17], rcp[19], or rcp[0]. The
symbol of dir_con[dir] denotes the condition of the RCPs in
the direction dir for the current node (dir ∈ {N, E, S, W}),
and is calculated by the logical expression of (4) as shown
at the top of the next page, where rcp_con[i] is the con-
dition of rcp[i] which is defined using (2). If any RCP in
this direction is fault-free (rcp_con[i] = 0), the condition of
this direction is defined as fault-free, e.g., dir_con = 0; if
all the paths are faulty (rcp_con[i] = 1), the condition of
this direction is defined as faulty; dir_con = 1. Equation (5)
shows that the value of wf [dir] is determined by the con-
ditions of the direction. If the direction is fault-free then
wf [dir] is equal to 0; if the direction is faulty, wf [dir] is
equal to 10
wf [dir] =
{
0, dir_con[dir] = 0
10, dir_con[dir] = 1. (5)
The values of wlk1b/wlk1c/wf are calculated based on the
following rules: 1) the channel status of faulty has the most
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dir_con[North] = rcp_con[5] & rcp_con[16] & rcp_con[19] & rcp_con[17] & rcp_con[0]
dir_con[East] = rcp_con[1] & rcp_con[2] & rcp_con[4] & rcp_con[13] & rcp_con[18]
dir_con[South] = rcp_con[3] & rcp_con[12] & rcp_con[14] & rcp_con[11] & rcp_con[8]
dir_con[West] = rcp_con[7] & rcp_con[9] & rcp_con[6] & rcp_con[10] & rcpcon[15] (4)
significant performance impact on a channel, therefore the
faulty weight of the direction wf [dir] is greater than both pri-
ority weight wp and busy/congested weights wlk1b and wlk1c;
2) the channel status of congested has more performance
impact on a channel, therefore the congested weight of the
direction wlk1c is greater than busy weights wlk1b; and 3) the
weight value should be as small as possible to allow com-
pact hardware implementation, therefore all the values are
represented by four bits.
4) Total Weight of the Direction: All priority, busy/con-
gested and fault weights are fed to a weight calculation
mechanism which is used to select the ideal output direction.
The total weight W[dir] for a direction, dir, is calculated using
W[dir] = wp[dir] + wlk1b[dir] + wlk1c[dir] + wf [dir] (6)
where W[dir] is the total weight for a single direction dir,
wp[dir] is the weight for the direction priority, wlk1b is the
busy weight of the immediate link, wlk1c is the congested
weight of the immediate link and wf is the fault weight. If
the direction is faulty, wf = 10 which is sufficiently large
enough to choose a fault-free path, as the maximum sum-
mary of other weights is 8. After the weight values of the
four directions are calculated, the direction with the small-
est value is chosen as the PD to forward packets from the
current node.
The key advantages of the CG routing algorithm are: 1) it
tolerates faults and can choose valid paths to bypass faulty
components and 2) it can judge the distance to the destina-
tion nodes to make optimal routing paths and avoid traffic
starvation or overload.
D. Fine-Grained Look-Ahead Routing Algorithm
The CG routing algorithm can make good routing path
decisions to bypass faulty components however, it can only
define a complete RCP to be faulty and is unable to dif-
ferentiate between the individual links in the RCP. The CG
algorithm is therefore suboptimal as a faulty link in an RCP,
which is furthest away from a current node, could result
in the algorithm using an alternative routing path with an
increased latency overhead. The ability to know which partic-
ular link is faulty in an RCP would lead to greater flexibility
in path selection and lower path latency. To improve upon
the granularity of fault sensing in a path, an FG routing
algorithm is proposed which weights each of the links in
an RCP to differentiate between faulty and nonfaulty links.
The FG algorithm calculates the weights for all of the 20 RCPs
and selects the RCP with the lowest weight as the out-
put path to forward the packets. Equation (7) illustrates
the weight of rcp[i] calculation process for the FG routing
algorithm
W[i] = wp[i] + wlk1b[i] + wlk1c[i] +
rcp_len[i]∑
j=1
wf
[j] (7)
where 0 = i < 20, W[i] is the total weight for rcp[i], wp[i]
is the direction priority of the rcp[i], wlk1b[i], and wlk1c[i] are
the busy and congested weights of first link in the rcp[i], and
wf [j] is the fault weight of the jth link in the rcp[i] which is
accumulated from 1 to the RCP length. The weights of wp,
wlk1b, and wlk1c can be calculated similarly as CG. The weight
of wf [j] is the fault weight for the jth link in the RCP and is
set to a value according to the position as expressed by
{
wf [1, 2, 3, 4] = {10, 2, 2, 1}, if the path is a side path
wf [1, 2, 3] = {10, 4, 1}, if the path is a middle path (8)
where wf [j] is set to be {10, 2, 2, 1} for the links sequen-
tially in the side RCP as the maximal path length is 4, and
{10, 4, 1} for the links sequentially in the middle RCP. The
weights are set in a decreased manner as the nearest link has
the most significant impact for the path selection over a more
distant link.
In summary, compared to CG which does not differenti-
ate the link conditions in the RCP (no visibility into which
links in the RCP are actually at fault), the FG approach gives
a different weight to each link, calculates the weights for all
the 20 RCPs and finally chooses the best output path which
provides the shortest option. For complex fault patterns, FG
has the analysis capability to look ahead in more detail (finer
levels within a path) to make better routing decisions. This
ultimately can reduce communication latency of packets and
improve system performance. This capability requires more
area overhead and therefore a detailed evaluation of CG and
FG algorithms is presented in the following results section.
E. Deadlock and Livelock Avoidance
Duato’s theory [25], [26] is used to prove the deadlock
and livelock freedom. The necessary definitions from Duato’s
theory are included in the following text but the formal defi-
nition can be found in [26]. An interconnection network I is
a strongly connected directed multigraph, I = G(N, C). The
vertices N represent the set of router nodes. The arcs of C rep-
resent the set of channels. The source and destination nodes
of channel ci are denoted by si and di. An adaptive routing
function R: N × N → (C), where (C) is the power set
of C, supplies a set of alternative output channels of sending
a message from the current node nc to destination node nd,
R(nc, nd) = c1, c2, . . . , cp. An R for a given I is connected
iff, for any pair of nodes x, y ∈ N, it is possible to establish
LIU et al.: FAULT-TOLERANT NoC ROUTING WITH COARSE AND FG LOOK-AHEAD 267
a path P(x, y) ∈ (C) between them using channels belonging
to the sets supplied by R. Given an R and a pair of adjacent
channels ci, cj ∈ C, there is a direct dependency from ci to
cj if cj can be requested immediately after using ci by mes-
sages destined for some node x. A channel dependency graph
D for a given I and R is a directed graph, D = G(C, E). The
vertices of D are channels of I. The arcs of D are the pair
of channels (ci, cj) such that there is a directed dependency
from ci to cj. Theorem 1 is proposed in [25], which is: an
R for an I is deadlock-free iff there are no cycles in the D.
Now, we give the related definitions regarding the CG and FG
algorithms as follows.
Definition 1: A single bypass path (SBP), PSBPc˜i , of a single
faulty physical channel c˜i in a given I, is a set of available
channels to make a detour to avoid c˜i and forward the packet
to nd (PSBPc˜i ⊂ C). For a given c˜i , there are several PSBPc˜i
which are ranked by the PD levels. There are two kinds of
SBPs—one is clockwise SBP (cSBP) where the packets are
transmitted through cSBP in a clockwise manner, the other is
anticlockwise SBP (aSBP) where the packets are transmitted in
a anticlockwise manner, e.g., in the bottom right part of Fig. 1,
the upper PD2 is a cSBP and the lower PD2 is an aSBP.
In PSBPc˜i , if other faulty channels exist which block P
SBP
c˜i
;
then the path needs to be detoured again, i.e., more than one
SBP are required. These SBPs are combined together and
defined as a collective bypass path (CBP). A bypass path (BP)
can be an SBP or CBP. The faulty channels are defined as
a fault region (FR).
Definition 2: If a set of faulty channels F = {c˜1,c˜2, . . . , c˜n},
for a given ∃(nc, nd) ∈ I, having {c2, c3, . . . , cn} ⊂ PSBPc˜1 ,
or {c1, c3, . . . , cn} ⊂ PSBPc˜2 , . . . , or {c1, c2, . . . cn−1} ⊂ PSBPc˜n ;
then the faulty channels form an FR. A CBP for a FR, PCBPFR , is
a set of channels PCBPFR = {cp, cq, . . . , cz} to provide commu-
nication from nc to nd, where sp = nc, dp = sq, . . . , dz = nd.
Similar to SBP, CBP can be clockwise (cCBP) or anticlock-
wise (aCBP).
Definition 3: Each physical channel is split into two virtual
channels, VC0 and VC1. Routing function supplies VC0 for
the PD1 direction. If the VC0 is blocked and unavailable, the
routing function supplies VC1 for the BPs.
Definition 4: An FR is eligible if its BPs do not create cyclic
dependencies between VCs.
Definition 5: More than one BPs are chained if they share
common channels. If the shared channels do not introduce
cyclic dependencies they are unlocked.
Theorem 2: The routing functions of CG and FG algorithms
are livelock free for a given I, if I is physically connected, and
FR is convex or concave within a depth of three router hops.
Proof: The livelock freedom is discussed based on dif-
ferent traffic statuses: 1) if the NoC is fault-free and not
congested, the CG and FG algorithms follow the dimension-
order XY routing as PD1 is always chosen; therefore they are
livelock free; 2) for convex faulty regions, the CG and FG
algorithms route packets along the edge, then turn direction
at the region corner and finally arrive at the destination node.
For the concave faulty regions within a depth of three router
hops, the packets can avoid entering the faulty region as the
routing algorithms have a look-ahead function. For the set of
faulty channels {c˜1,c˜2, . . . , c˜n}, the BP (SBP or CBP) sup-
plies a communication path for any (nc, nd); therefore they are
livelock free; and 3) however, the system with other concave
faulty regions (e.g., larger than three hops depth) or serious
scenarios maybe introduce livelock. In order to avoid that,
a node de-activation mechanism [27] or a rerouting constraint
mechanism [17] can be employed. The former coverts the con-
cave FR to be convex. The latter constrains the number of
rerouting performed and discards packets if rerouting exceeds
a threshold number. 
Theorem 3: The routing functions of CG and FG algorithms
are deadlock free for a given I, if I is physically connected
and the FR is eligible or the faulty channels are isolated whose
BPs are unchained or unblocked chained.
Proof: Channel dependency graph and Duato’s Theorem 1
are used to prove the routing functions of CG and FG
are deadlock-free. According to Definition 3, channel depen-
dency may occur between VC0 and VC1, or between VC1s
of different BPs. For a given I, if the FR is eligible, or
the BPs of faulty channels are unchained or unblocked
chained, the routing functions of CG and FG algorithms are
deadlock-free. 
Using VCs can avoid deadlock although it introduces hard-
ware overhead. The VCs and control logic of CG, FG occupies
27% and 25% of the router area, respectively.
F. Reaction Time of Fault Correction
The time between a fault occurrence until a failure is caused
in the NoC is defined by fault causing failure time (τFCF).
Similarly, the time between the fault occurrence until it has
been detected and diagnosed is defined as fault diagnosis
time (τFDT); and the time until the correction action is trig-
gered (e.g., packet path is updated by adaptive routing) is
defined as correction reaction time (τCRT). If τFDT + τCRT <
τFCF, it means that the fault has been diagnosed and cor-
rection action has been triggered before the failure occurs;
therefore the fault can be tolerated. However, for most of
cases, τFDT + τCRT = τFCF, i.e., the failure occurs before the
correction action is triggered; therefore the fault is not toler-
ated. There are two solutions for this problem—to increase
τFCF or to decrease the value of τFDT + τCRT. For the for-
mer, several methods (e.g. error detecting/correcting code) can
be used to delay the failure occurrence. For the latter, fault
diagnosis and correction action should be completed promptly
after fault occurs. In this paper, τFDT + τCRT is at least three
clock cycles. During this time window, packets are probably
corrupted and even worse affect the function of other nodes.
Therefore, the time of τFDT+τCRT should be minimized, which
is the direction of future work.
IV. METHODOLOGY AND EXPERIMENTS RESULTS
This section outlines the methodology used in performing
experiments and obtaining results on the performance of the
CG and FG algorithms under faulty and nonfaulty conditions.
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A. Performance Analysis Metrics and Experimental Platform
The performance metrics of throughput [7], T, is used and
defined in (9) where Rflits is the total number of received flits,
Nnodes is the total number of nodes and Nclk is the number
of clocks cycles lapsed from the first generated flit to the last
received flit
T = Rflits
Nnodes × Nclk . (9)
Delay is defined as the number of clock cycles that elapses
between the occurrences of a header flit injection into the net-
work from the source node until the occurrence of a tail flit
received at the destination node. Equation (10) [7] defines the
average delay, D, which is the average clock cycle value for
the total number of messages, where K is the total number of
messages reaching their destination nodes and Di is the clock
cycle delay for the ith node
D = 1/K
K∑
i=1
Di. (10)
The simulator of Noxim [28] was extended to evaluate
the CG/FG routing algorithms’ performances. Similar to
the approach of [7], each simulation was initially run for
1000 clock cycles to allow transient effects to stabilize and,
subsequently was executed for 20 000 cycles. To guarantee
the accuracy of results, the simulation for each packet injec-
tion rate (PIR) was repeated several times [7], [29]. PIR refers
to the rate at which packets are injected into the NoC net-
work. The normalized number of sent packets per clock cycle
is equal to PIR and has the range 0 < PIR = 1. The
CG and FG routing algorithms are evaluated under various
synthetic traffic patterns including: 1) uniform; 2) transpose;
3) shuffle; 4) hot-spot, which are common traffic patterns
used in evaluating routing performance [3], [7], [13], [14].
In addition, two non-synthetic traffic loads of 5) matrix
multiplication and 6) multimedia system (MMS) are used
which are typical traffic loads of real-NoC applications,
and have been used in other research as a testbench
framework [7], [9], [20], [30], [31]. The state-of-art fault-
tolerant routing algorithms of fault-on-neighbour (FoN),
Cost, FTDR, hierarchical fault-tolerant deflection rout-
ing (FTDR-H) [20], Look-Ahead-Fault-Tolerant (LAFT),
hybrid-look-ahead-fault-tolerant (HLAFT) [31] were com-
pared against the CG and the FG algorithms.
B. Experimental Results
This section presents the results from experiments on the
performance of the CG and FG algorithms under varied traffic
loads and compared against the listed benchmark algorithms.
In this approach, the common fault, namely stuck-at [32], is
considered as it is the most prevalent fault model for NoC and
was used in [33]. If packets pass through a channel experienc-
ing a stuck-at fault, the RX router is not able to recognize the
packets as the channel is “stuck” at a logical level. A fault
rate is used to represent the percentage of faulty links present
in an NoC system. An NoC system with varied fault rates
(5%, 10%, 15% and 20%) was employed as the test bench
framework for evaluating routing algorithm performance.
Fig. 4. Average throughput (bars) and average delay (lines) at different fault
rates under various traffic patterns. (a) Uniform. (b) Transpose. (c) Shuffle.
(d) Hotspot. (e) Matrix multiplication. (f) MMS.
They can provide a comprehensive analysis for the CG and FG
algorithms from low to high fault rates; and are also consistent
with [20] and [31]. The faults are injected to the NoC inter-
connect using a fault injector [34]. Similar to [3] and [20], ten
fault patterns are chosen for each fault rate and the average
value is used as the result.
Fig. 4 presents the throughput of the NoC system for the
CG, FG routing algorithms under the six different traffic loads.
The PIR below the saturation point is chosen. An NoC is sat-
urated when an increase in applied load does not result in
a linear increase in throughput. The benefit of using this PIR
as the baseline value is that the throughputs are the same for
the fault-free NoC system (i.e., not in saturation); this allows
a fair evaluation of system performance under various faulty
link percentages. When an NoC system has faulty links, the
throughput performance is degraded as the faulty links are not
able to transmit packets. The throughput value for the different
fault rates (5%, 10%, 15% and 20%) using six various traffic
patterns are presented in Fig. 4. It can be seen that the CG
and FG algorithms have different levels of throughput degrada-
tion. Across all six traffic patterns, CG and FG algorithms had
an average throughput degradation between 1.25%–8.39% and
0.71%–4.11%, respectively. The CG and FG algorithms main-
tain system performance when the fault rate is lower than 15%.
When the fault rate increases >15%, the throughput of CG
only experiences a marginal maximum degradation of 8.39%
for a fault rate of 20%. Overall, compared to CG, FG achieves
a much improved performance, i.e., only 4.11% maximum
degradation for rates of 20%. This is due to the fact that FG
is able to choose the near-optimal path based on the FG look-
ahead capability. In addition to the key metric of throughput,
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TABLE IV
THROUGHPUT DEGRADATION AND AVERAGE DELAY INCREASE COMPARISON
BETWEEN FTDR, FTDR-H, CG, AND FG ROUTING ALGORITHMS
the communication latency is also used as a metric to evaluate
routing algorithm performance. Fig. 4 also presents the aver-
age delay at different fault rates with various traffic patterns.
When the fault rate increases, the average delays increase, i.e.,
it takes a longer time for a packet to arrive at the destination
node. For CG and FG routers, the average delays increase
but the throughputs almost remain at the same level (at fault
rates of 5%–15%) or have a marginal decrease (at fault rate
of 20%), i.e., CG and FG require a longer time to forward the
packets to arrive at the destination nodes. Note: FG achieves
a better performance than CG as it forwards more flits and
does so within a shorter time period.
Several state of the art fault-tolerant routing algorithms
in [20] and [31], namely FoN, cost, FTDR, FTDR-H, LAFT
and HLAFT, are chosen as benchmarks in evaluating the
CG and FG performance. The throughput degradation and
average delay increase are chosen as the benchmark metrics
for all of the routing algorithms to allow a fair compar-
ison of system performance. No single testbench platform
is standard however, the throughput degradation and aver-
age delay increase can reflect the fault-tolerant capabilities
of the routing algorithms. Traffic loads of uniform, trans-
pose, shuffle, and matrix multiplication, and fault rates at
5%, 10%, and 20% are chosen as the testbench baseline, as
were done in [20] and [31]. Table IV presents the through-
put degradation and average delay increase results. FoN,
Cost, FTDR, and FTDR-H have 28%–70% throughput degra-
dation under fault rates between 10%–20%. CG and FG
algorithms have a significantly lower throughput degrada-
tion of ∼10% at fault rates between 10%–20% compared to
FoN, Cost, FTDR, and FTDR-H. The fault tolerance capabil-
ity of HLAFT is better than LAFT [31], where HLAFT has
0.9%–54% throughput degradation under fault rates 5%–20%.
CG and FG only have 0.18%–9.61% throughput degradation,
i.e., outperforming HLAFT. This demonstrates the ability of
CG and FG in tolerating faults in the NoC system and
how they can minimize throughput degradation when faults
occur. As the benchmark routings use various metrics to
record the communication latency, the average delay increase
is employed to evaluate the communication latency perfor-
mance. Average delay increase reflects the degree of additional
time required for packets to arrive at the destination nodes
when faults occur. It is defined as the delay increment per-
centage at a specific fault rate compared to the fault-free
status, e.g., for uniform traffic pattern, the average delays
of CG is 13.28 and 14.15 clock cycles at fault rates of 0%
and 5%, respectively; therefore the average delay increase is
6.55% [i.e., (14.15 − 13.28)/13.28 = 6.55%]. Table IV illus-
trates that for all six traffic patterns, algorithms FoN, Cost,
FTDR, and FTDR-H have 50%–442% average delay increases
under fault rates of between 10%–20%. LAFT and HLAFT
have 11%–333% average delay increases under fault rates of
between 5%–20%. CG and FG have an average delay increase
of 4%–296% under the same conditions. The average delay
trending increase of CG and FG is the same as the benchmark
routing algorithms. However, CG and FG achieve a lower aver-
age delay increase in most scenarios. Note—they also have
a higher increment in several scenarios. This occurs because
the packets are forwarded across longer alternative paths, how-
ever, the corresponding throughput degradation is not high,
i.e., the throughput performance is maintained as demonstrated
in the top half of Table IV.
From the aforementioned performance results, it can be seen
that CG and FG algorithms have marginal performance degra-
dation for the varied fault rates across the different traffic
patterns. The CG routing algorithm considers the whole path
to be faulty if only one link in the path is compromised and
is unable to identify the faulty link position. The FG routing
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algorithm differentiates the links and sets different weight val-
ues for them in the path. Therefore, FG algorithm has better
visibility in the location of the faulty link and thus can make
near-optimal decisions, which is better than CG algorithm.
On the other hand, the CG algorithm has a compact hard-
ware overhead compared to FG algorithm due to the simplified
computing process. The next section will discuss the hardware
area overhead for CG and FG algorithms.
V. HARDWARE IMPLEMENTATION
This section presents the methodology for implement-
ing the CG and FG routing algorithms in hardware and
also presents an evaluation of the inherent area overhead
and power consumption. The hardware evaluation process
followed the standard ASIC cell design flow, synthesis,
and verification based on a Synopsys Armenia Educational
Department (SAED) 90 nm CMOS technology using the
Synopsys Design Compiler tool.
A. Hardware Implementation of CG and FG
Fig. 5(a) shows the schematic of a single emulating
biologically-inspired architectures on hardware (EMBRACE)
router [9] implementing the CG and FG ARSs. The top level
scheme of the router consists of an input buffer (FIFO), MM,
ARS (CG or FG), and adaptive arbitration policy (AAP) com-
ponents. When a router attempts to send or forward a packet,
the routing module checks the traffic status of all the channels
and decides which port is the best way to forward the packet.
This routing decision is made by choosing the lowest weight
of all the ports and follows three steps: 1) check the traffic
information of the total 36 links; 2) calculate the weights for
every direction/RCP; and 3) compare the weights and choose
the direction/RCP with the lowest weight. Fig. 5(b) presents
the weight calculating and selection mechanism of the CF/FG
structure. It should be noted that CG routing compares the
weight of each direction and selects the direction W[dir] with
the lowest weight. Therefore the number of weights to be com-
pared for CG algorithm is 4, i.e., the four directions N/E/S/W.
However, FG algorithm compares the weights for 20 RCPs and
selects the RCP with the lowest weight. Therefore, the number
of candidates for FG algorithm is 20 (finer level of informa-
tion to make a decision). The weight computing unit structure
for every candidate is shown in Fig. 5(c). Upon completion
of all the weight calculations, they are added together to gen-
erate the overall weight for the direction or RCP—W[dir] or
W[rcp]. Finally, all the weights are fed to the weight compara-
tor which compares the input weight values and selects the one
with the lowest weight as the most appropriate output port,
i.e., direction. Moreover, Fig. 6 shows the area utilizations
of the proposed CG and FG routers including the area over-
head of all the modules—net interconnect, input FIFO, fault
flag coding/decoding, MM, AAP, output register, and CG/FG
routing modules. The router areas of CG and FG algorithms
are 237 115 and 267 756 μm2 where the area overheads of
CG/FG routing modules are 10.98% and 21.15%, respectively.
Although the area overhead of FG algorithm is greater than
CG algorithm, the fault-tolerant capability of FG algorithm is
much stronger, e.g., it provides a higher throughput (9%) than
CG algorithm at 20% fault rate under transpose traffic pattern,
as shown in Fig. 4.
B. Performance Analysis
1) Router Area: Table V illustrates the router capabilities
and hardware area of the benchmark routers. The approaches
in [10] and [11] have a fault-tolerant capability, but they
cannot detect the interconnect faults and do not have the
congestion-aware capability. The router areas for both are
68 000 μm2 and 185 392 μm2, respectively. The routing
algorithms FoN, Cost, FTDR, and FTDR-H [20] have the
capabilities of fault detection, congestion awareness and fault
tolerance. The FTDR and FTDR-H outperforms the FoN
and cost routings in respect of fault-tolerant capability [20].
The corresponding area for each NoC router implementa-
tions of FoN, Cost, FTDR, and FTDR-H are 39 076, 82 277,
101 754, and 74 323 μm2, respectively; based on Taiwan
Semiconductor Manufacturing Company (TSMC) 65 nm tech-
nology. If error control coding (ECC) modules are included,
the area overheads of the FTDR router using two different
ECC strategies are 163 712 and 158 950 μm2, respectively.
To make a comparison between the 90 and 65 nm node
technology implementations, we can use a first order scal-
ing factor to evaluate CG and FG routers at 65 nm. For
example, the area of an NAND 2 × 1 gate is 1.44 μm2 for
TSMC 65 nm and 5.5296 μm2 for SAED 90 nm [35], there-
fore a first order scaling parameter, δ = 1.44/5.5296, can
be used to convert the area occupied using 90 to 65 nm
node. The first order 65 nm area calculations for the CG
and FG routers are defined as 237 115 ∗ δ = 61748.698 μm2
and 267 756 * δ = 69 728.125 μm2 which are smaller than
FTDR-H (74 323 μm2 without ECC) [20]. The approaches
LAFT and HLAFT [31] are used for 3-D NoC systems which
have the capabilities of congestion-aware and fault-tolerant.
Their area range between 3134 and 4580 configurable logic
blocks (ALUTs) based on Altera FPGA technology. Note
that the benchmarks of [10], [11], [20], and [31] use different
router architectures and therefore the router area compari-
son is not appropriate for a fair evaluation. The approaches
of [4], [24], and this paper are based on the same architecture
which enables a more balanced comparison. The approach
in [4] provides congestion-aware adaptive routing without
a fault-tolerant capability, therefore the router area is rela-
tive low (56 000 μm2). Based on [4], the router in [24] was
extended with MM modules to provide a level of fault detec-
tion capability which increased the area (182 076 μm2). While
implementing CG and FG fault-tolerant routing algorithms, the
router area is increased further. As expected, as more router
capabilities are added more hardware area is consumed.
2) Operating Frequency Analysis: The maximum operating
frequency of baseline [24], CG and FG routers are 245 210 and
200 MHz, respectively. The frequency of CG and FG routers
decreases due to the routing algorithms computation process.
However, CG and FG routers have much better fault-tolerant
capabilities than the baseline router [24]. Similar to NoC sys-
tems such as SpiNNaker [36] and EMBRACE [4], [37], a low
system clock frequency of 100 MHz is chosen in this paper, as
this paper targets the embedded systems domain. In addition,
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(a) (b) (c)
Fig. 5. CG and FG routing scheme structure. (a) One node of the NoC system. (b) CG/FG routing scheme structure. (c) Weight computing unit structure.
Fig. 6. Synthesis summary regarding the area utilization distributions of the proposed CG and FG routers.
TABLE V
ROUTER CAPABILITY AND HARDWARE AREA
the fault flag propagating path is not a critical path as the fault
flag does not need to be propagated within one clock cycle.
Fault flag coding and decoding are based on three links [see
Fig. 3(c) and Table II]. They are implemented by a simple
combinational logic circuit. A multicycle path timing con-
straint is set for the fault flag propagating. There is no timing
violation if a multicycle of 2 is set, i.e., the current node can
sense the traffic status from distant routers within two clock
cycles. The MM in [24] is used in this paper. It can detect
the faults of immediate connected links (i.e., L13, L17, L18,
and L22) in one clock cycle. The router can also make correct
routing decisions within two clock cycles, which is analyzed
based on two different fault types.
a) Permanent Faults: The CG and FG router architectures
are similar to a five-stage NoC router [38]. After a fault
occurs, at most one packet is forwarded to a nonoptimal
path with a faulty link in the distant router. However,
in the next hop, the router will sense the link condition
change and forward this packet to a fault-free path.
b) Transient Faults: The transient faults only last for sev-
eral clock cycles [20]. If it occurs in a distant router,
when the packet arrives there, the fault has disappeared;
if it occurs in a neighboring router, the packet will be
forwarded to a fault-free path as the MM can detect
the fault immediately. Therefore, the fault flag propagat-
ing does not affect the critical path delay and operating
frequency.
3) Power Consumption: The hardware evaluation process
also followed an FPGA design flow based on the Stratix IV
EP4SGX530KH40C2 using Quartus II software. Altera’s
PowerPlay Power Analysis tool was also used to analyze
power dissipation. An 8 × 8 NoC system under various
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Fig. 7. Dynamic thermal power dissipations of the NoC systems.
fault rates was designed; the toggle rate of data was derived
sufficiently from the value change dump (.vcd) file which rep-
resents the system operation at gate level; this aids estimating
the power analysis in high confidence. Fig. 7 presents the
dynamic thermal power dissipations of the 8 × 8 NoC systems
when using CG and FG routing algorithms. It can be seen that
if the fault rate increases, the power dissipations of the NoC
system with CG and FG algorithms increases gradually, from
1035 mW (no faults present) to 1908 mW (20% fault rate) for
CG algorithm, and 1745 mW (no faults present) to 3213 mW
(20% fault rate) for FG algorithm. The power increase includes
two parts: 1) the weight computing and comparison processes
in the CG and FG algorithms and 2) the other one is power
consumption of the nonminimal paths under the faults, i.e.,
the packets require a longer communication path to arrive at
destination nodes when the faults occur. As FG algorithm is
more complicated than CG algorithm, each FG module in the
routers consumes more power than CG. The power consump-
tion difference between CG and FG algorithms (at 0% fault
rate) is mainly due to the weight computing and comparison
process, e.g., calculating coefficients. It can be seen that FG
algorithm consumes an additional 710 mW than CG algorithm
for the weight computing and comparison process. For high
fault rate of 20%, FG algorithm consumes additional power to
detour the packets to destinations. However, the former power
consumption (i.e., weight computing and comparison process)
is much larger than the latter (i.e., packet detouring), as illus-
trated by Fig. 7. Regardless of the NoC conditions (fault-free
or faulty), the power dissipation of the CG router is less than
the FG router, e.g., the power dissipation of the CG router
is ∼59% (1908/3213 = 59%) of the FG router under the
fault rate 20%. Compared to the FG router, the CG router has
a smaller hardware overhead and lower power consumption
due to the simplified computing process. In the FG router,
the dynamic element is the source of the increased power
consumption due to the additional weight calculation and com-
parisons performed. It should be noted that although energy
expenditure is increased for FG router, the FG router provides
the added benefit of being able to provide higher throughput
than CG router under high fault and congested rates, as demon-
strated by the results in Section IV-B; therefore it provides
a higher tolerance to faults.
In addition, the scalability of the CG/FG routing algorithms
is analyzed as follows: 1) the fault flag coding mechanism
can be extended, e.g., an n-bit fault flag code can represent
the conditions of (2n − 1) links. The data width of the fault
flag code can be increased to cover a high number of links in
order to make near optimal routing decisions for larger system
sizes; i.e., more than four links per router. If considering the
low area overhead, the two-bit width fault flag can also achieve
a good fault-tolerant performance for large-scale NoC systems
if using the light weight node-deactivation mechanism [27] to
convert the concave FR to be convex for the extreme fault
patterns and 2) the CG and FG algorithm modules are scalable
as the total area occupied by the routing modules in an NoC
grows linearly with the number of routers and has a regular
floorplan in hardware. Therefore, the proposed CG/FG routing
algorithms are able to scale with larger NoC system sizes.
VI. CONCLUSION
In this paper, two fault-tolerant routing algorithms were
presented which improve the NoC throughput performance
for complex traffic conditions under fault patterns. Both
approaches employ the fault status encoding/decoding mech-
anism to transmit the channel conditions; then select the
fault-free direction or regional path with minimal conges-
tion/ faults to forward the packets. Two weight calculating
and selection mechanisms for CG and FG routings were pre-
sented to identify the shortest source to destination route in
order to avoid traffic and faults and overall minimize packet
latency. The performance evaluation results show that CG and
FG routers achieve a significant improvement in throughput,
especially while faults are present. FG router achieves a bet-
ter performance than CG router for complex traffic conditions
due to the FG routing decision-making process. The hardware
overhead for both routings were presented and demonstrated
scalability as low area/power constrains were met for the
algorithms.
Future work will explore mechanisms to optimise the design
to minimize the time of fault diagnosis and correction reaction,
and to provide system functionality in a reduced capacity if
the underlying resources are no longer available from physical
faults. In summary, future work will explore how to make an
optimal repair decision and aims to build on the presented
fault detection and routing strategies.
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